

# Dynamic Separation Kernel for Safety- and Security-critical Applications

Henrik Karlsson (henrik10@kth.se)

Supervisors: Mads Dam & Roberto Guanciale  
KTH Royal Institute of Technology

November 8, 2022





Foto: TT

## Cyberattack mot Naturvårdsverket – system nere

UPPDATERAD 6 OKTOBER 2022 PUBLICERAD 6 OKTOBER 2022

Naturvårdsverket har utsatts för ett dataintrång och information har läckt ut från myndigheten som nu inte går att nå digitalt.

– Det går inte att nå Naturvårdsverket utifrån nu, för att begränsa eventuellt pågående attacker, säger förvaltningschef Håkan Svaleryd till TT.

Naturvårdsverket upptäckte på onsdagseftermiddagen att man hade ett dataintrång.

– Vi hittade kod som inte skulle vara i våra system, säger Håkan Svaleryd, som är chef för förvaltningsavdelningen på Naturvårdsverket.

I den analys av attacken som inleddes upptäcktes också att information från myndigheten läckt.



FRA, Försvarets radioanstalt, på Lovön utanför Stockholm sparar på cyberattacker mot Sverige. Foto: Jonas Olsson, SVT arkivbild

## FRA: Cyberattacker mot mjukvaruleverantörer allt vanligare

UPPDATERAD 2 FEBRUARI 2022 PUBLICERAD 2 FEBRUARI 2022

Försvarets radioanstalt, FRA, uppger till SVT att så kallade "supply chain attacker" blir allt vanligare – trots krisen för ett halvår sedan då Coop stängde nästan 800 butiker på grund av dataintrång i deras kassasystem.

En av Sveriges hemligaste myndigheter lamar återigen för brister i cybersäkerhet i landet.

I januari 2017 uppgav FRA att de upptäckte cirka 10 000 "aktiviteter" per månad mot mål i Sverige från statliga utländska angripare. Två år senare [uppgav FRA att siffran var 'betydligt högre'](#). En aktivitet innebär förberedelse, försök eller genomförd cyberattack.

Varningarna gjordes långt före [sabotagen mot Coop](#) sommaren 2021 då nära 800 butiker

# CDIS: Center for Cyber Defence and Information Security



Swedish  
Armed  
Forces

```
SXQgaXMgcG9xc2libGUGdG8g  
aW52ZW50IGRgc2luZ2xlIG1h  
Y2hpbmUgd2hpY2ggY2FuIGJl  
IHVzZWQgdG8gY29tcHV0ZSBh  
bnkgY29tcHV0YWsZSBzZXF1  
ZWSjZS4gSWRgd0hpY2tYWN0  
aW51IGRgc2luZ2xlIG1h  
d210aG8gY29tcHV0ZSBh  
IGJlIGRgc2luZ2xlIG1hIGJl  
aCBpcyB3cm10dGvuIHRoZSBT  
LkQgb2Ygc29tZSBjb21wdXRp  
bmcgbWljaGluZSBnLCB0aG  
VuIFUgd21sbC8jb21wdX  
RlIHRoZSBzZW1lIH  
NlcKV1hmlIG  
FwIR0uGg  
---
```

Center for  
Cyber Defence and  
Information Security



Cybersoldier education



Research projects

GOAL:

New and efficient verification techniques

METHOD:

OUTCOME:

# Provable Security

GOAL:


New and efficient verification techniques

METHOD:


Develop and verify the  
Simply Secure Separation Kernel (S3K)

OUTCOME:


# Provable Security



# Scenario




# Scenario






# Scenario



## Partition system using separation kernel


- TCP/IP – Handle TCP/IP communication
- Crypto Service – Encrypts & Decrypts Packages
- Monitor – Monitors, parse commands, upgrade system
- Functions – Interact with environment and output data

# Separation Kernel




- Partitions has **fixed** round-robin scheduling

# Separation Kernel




- Partitions has **fixed** round-robin scheduling
- Related Work

# Separation Kernel



- Partitions has **fixed** round-robin scheduling
- Related Work
  - ▶ PikeOS by SYSGO

# Separation Kernel




- Partitions has **fixed** round-robin scheduling

- Related Work

- ▶ PikeOS by SYSGO
- ▶ INTEGRITY-178B by Green Hills

# Separation Kernel




- Partitions has **fixed** round-robin scheduling

- Related Work


- ▶ PikeOS by SYSGO
- ▶ INTEGRITY-178B by Green Hills
- ▶ seL4 by Heiser et al.

# Separation Kernel



- Partitions has **fixed** round-robin scheduling
- Related Work
  - ▶ PikeOS by SYSGO
  - ▶ INTEGRITY-178B by Green Hills
  - ▶ seL4 by Heiser et al.
  - ▶ MultiZone Security by HEX-Five Security

# Separation Kernel




- Partitions has **fixed** round-robin scheduling

- Related Work


- ▶ PikeOS by SYSGO
- ▶ INTEGRITY-178B by Green Hills
- ▶ seL4 by Heiser et al.
- ▶ MultiZone Security by HEX-Five Security
- ▶ OpenMZ (open-source MultiZone) by Henrik Karlsson




## Fixed partition scheduling



## Dynamic partition scheduling



# Simply Secure Separation Kernel (S3K)




- Designed and implemented a separation kernel with ...

---

<sup>1</sup>MPU - Memory Protection Unit, protects physical memory.


# Simply Secure Separation Kernel (S3K)



- Designed and implemented a separation kernel with ...
  - ▶ Memory Protection and Management

<sup>1</sup>MPU - Memory Protection Unit, protects physical memory.


# Simply Secure Separation Kernel (S3K)



- Designed and implemented a separation kernel with ...
  - ▶ Memory Protection and Management
  - ▶ Secure Time Management for Real-Time Systems

<sup>1</sup>MPU - Memory Protection Unit, protects physical memory.


# Simply Secure Separation Kernel (S3K)



- Designed and implemented a separation kernel with ...
  - ▶ Memory Protection and Management
  - ▶ Secure Time Management for Real-Time Systems
  - ▶ Secure Inter-Process Communication (IPC)

<sup>1</sup>MPU - Memory Protection Unit, protects physical memory.


# Simply Secure Separation Kernel (S3K)



- Designed and implemented a separation kernel with ...
  - ▶ Memory Protection and Management
  - ▶ Secure Time Management for Real-Time Systems
  - ▶ Secure Inter-Process Communication (IPC)
  - ▶ Process Monitoring

<sup>1</sup>MPU - Memory Protection Unit, protects physical memory.


# Simply Secure Separation Kernel (S3K)



- Designed and implemented a separation kernel with ...
  - ▶ Memory Protection and Management
  - ▶ Secure Time Management for Real-Time Systems
  - ▶ Secure Inter-Process Communication (IPC)
  - ▶ Process Monitoring
- Targeting standard RISC-V 64-bit (RV64IMA) with MPU<sup>1</sup>

<sup>1</sup>MPU - Memory Protection Unit, protects physical memory.

# Simply Secure Separation Kernel (S3K)




- Designed and implemented a separation kernel with ...
  - ▶ Memory Protection and Management
  - ▶ Secure Time Management for Real-Time Systems
  - ▶ Secure Inter-Process Communication (IPC)
  - ▶ Process Monitoring
- Targeting standard RISC-V 64-bit (RV64IMA) with MPU<sup>1</sup>
- Multi-core processor support

<sup>1</sup>MPU - Memory Protection Unit, protects physical memory.



# Simply Secure Separation Kernel (S3K)




- Designed and implemented a separation kernel with ...
  - ▶ Memory Protection and Management
  - ▶ Secure Time Management for Real-Time Systems
  - ▶ Secure Inter-Process Communication (IPC)
  - ▶ Process Monitoring
- Targeting standard RISC-V 64-bit (RV64IMA) with MPU<sup>1</sup>
- Multi-core processor support
- ~ 2000 lines of C/Assembly

<sup>1</sup>MPU - Memory Protection Unit, protects physical memory.

Previously mentioned features are implemented using capabilities


- Capability = object in kernel representing a resource



# Capabilities


Previously mentioned features are implemented using capabilities

- Capability = object in kernel representing a resource
- Process owning a capability has access to corresponding resource



Previously mentioned features are implemented using capabilities

- Capability = object in kernel representing a resource
- Process owning a capability has access to corresponding resource
- Process can derive new capabilities from existing capabilities



- Memory Slice – Manage access to a physical memory region.
  - ▶ PMP – Configure RISC-V's MPU, grants memory access.


- Memory Slice – Manage access to a physical memory region.
  - ▶ PMP – Configure RISC-V's MPU, grants memory access.
- Time Slice – Manage and grant execution time on a core.

- Memory Slice – Manage access to a physical memory region.
  - ▶ PMP – Configure RISC-V's MPU, grants memory access.
- Time Slice – Manage and grant execution time on a core.
- Channels – Manage IPC channels and endpoints.
  - ▶ Receiver/Sender – Unidirectional IPC channel.
  - ▶ Server/Client – Bidirectional IPC channel.

- Memory Slice – Manage access to a physical memory region.
  - ▶ PMP – Configure RISC-V's MPU, grants memory access.
- Time Slice – Manage and grant execution time on a core.
- Channels – Manage IPC channels and endpoints.
  - ▶ Receiver/Sender – Unidirectional IPC channel.
  - ▶ Server/Client – Bidirectional IPC channel.
- Supervisor – Manage a set of processes.




# What is Process Scheduling?




- Cores can only run one process at the time

# What is Process Scheduling?




- Cores can only run one process at the time
- Multiplexing the Core – main duty of the kernel

# What is Process Scheduling?




- Cores can only run one process at the time
- Multiplexing the Core – main duty of the kernel
- Context switch  $\implies$  overhead

# What is Process Scheduling?




- Cores can only run one process at the time
- Multiplexing the Core – main duty of the kernel
- Context switch  $\implies$  overhead
- Core multiplexing technique = Process Scheduling

# What is Process Scheduling?




- Cores can only run one process at the time
- Multiplexing the Core – main duty of the kernel
- Context switch  $\implies$  overhead
- Core multiplexing technique = Process Scheduling
- Best scheduler?

# What is Process Scheduling?




- Cores can only run one process at the time
- Multiplexing the Core – main duty of the kernel
- Context switch  $\implies$  overhead
- Core multiplexing technique = Process Scheduling
- Best scheduler?
  - ▶ Supercomputer, Desktop, ...  $\rightarrow$  Performance

# What is Process Scheduling?




- Cores can only run one process at the time
- Multiplexing the Core – main duty of the kernel
- Context switch  $\implies$  overhead
- Core multiplexing technique = Process Scheduling
- Best scheduler?
  - ▶ Supercomputer, Desktop, ...  $\rightarrow$  Performance
  - ▶ Airplane, Car, Railroad, ...  $\rightarrow$  Safety

# What is Process Scheduling?




- Cores can only run one process at the time
- Multiplexing the Core – main duty of the kernel
- Context switch  $\implies$  overhead
- Core multiplexing technique = Process Scheduling
- Best scheduler?
  - ▶ Supercomputer, Desktop, ...  $\rightarrow$  Performance
  - ▶ Airplane, Car, Railroad, ...  $\rightarrow$  Safety
  - ▶ VPN servers, routers, ...  $\rightarrow$  Security






- Modified RR – Minor frames defined by time slice capabilities.



- Modified RR – Minor frames defined by time slice capabilities.
- Fair – Process with execution time gets execution time.


# S3K Scheduling



- Modified RR – Minor frames defined by time slice capabilities.
- Fair – Process with execution time gets execution time.
- Predictable – Process knows time slice capabilities, thus their execution time.

<sup>2</sup>Flush cache, branch predictors, etc., support is hardware dependant.


# S3K Scheduling



- Modified RR – Minor frames defined by time slice capabilities.
- Fair – Process with execution time gets execution time.
- Predictable – Process knows time slice capabilities, thus their execution time.
- Temporal Isolation – A process's execution time depends only on its capabilities.

<sup>2</sup>Flush cache, branch predictors, etc., support is hardware dependant.


# S3K Scheduling



- Modified RR – Minor frames defined by time slice capabilities.
- Fair – Process with execution time gets execution time.
- Predictable – Process knows time slice capabilities, thus their execution time.
- Temporal Isolation – A process's execution time depends only on its capabilities.
- Low-overhead – Scheduling decided by a lookup table.

<sup>2</sup>Flush cache, branch predictors, etc., support is hardware dependant.


# S3K Scheduling



- Modified RR – Minor frames defined by time slice capabilities.
- Fair – Process with execution time gets execution time.
- Predictable – Process knows time slice capabilities, thus their execution time.
- Temporal Isolation – A process's execution time depends only on its capabilities.
- Low-overhead – Scheduling decided by a lookup table.
- **Dynamic – Process can alter their time slices.**

<sup>2</sup>Flush cache, branch predictors, etc., support is hardware dependant.


# Time Slice Capability



- hartid – ID of a hardware thread.<sup>3</sup>
- begin – start of a time slice
- free – start of minor frame
- end – end of a time slice and minor frame

<sup>3</sup>Hardware Thread – Logically separate processor.

# Application with Time Slices





# Application with Time Slice

Monitor has the initial time slice

(capabilities)



(scheduling)




# Application with Time Slice

**Monitor derives capability B**  
(only create slices from *free* to *end*)

(capabilities)




(scheduling)



# Application with Time Slice

## Monitor derives capability C

(capabilities)




(scheduling)



# Application with Time Slice

## Monitor derives capability D

(capabilities)




(scheduling)



# Application with Time Slice

## Monitor sends capability D to Sensor Reader (using IPC or supervisor capability)

(capabilities)



(scheduling)




# Application with Time Slice


## Sensor Reader malfunction

(Monitor knows nothing about Cap. D)

(capabilities)



(scheduling)




# Application with Time Slice

## Monitor call revoke on capability C

(deletes children & resets C)

(capabilities)




(scheduling)



# Application with Time Slice

## Monitor derives capability D again

(capabilities)




(scheduling)





# Multicore Scheduling

Where does the blue process execute?



Process runs on one core, for determinism,<sup>4</sup> we need priority rules.


- currently running core
- core with smallest ID.

---

<sup>4</sup>non-determinism may leak information

# Multicore Scheduling

Where does the blue process execute?




Process runs on one core, for determinism,<sup>4</sup> we need priority rules.

- currently running core
- core with smallest ID.

<sup>4</sup>non-determinism may leak information

Where does the blue process execute?



Process runs on one core, for determinism,<sup>4</sup> we need priority rules.


- currently running core
- core with smallest ID.

---

<sup>4</sup>non-determinism may leak information

# Multicore Scheduling

Where does the blue process execute?



Process runs on one core, for determinism,<sup>4</sup> we need priority rules.

- currently running core
- longest quantum (not implemented)
- core with smallest ID

---

<sup>4</sup>non-determinism may leak information

Initial values

$$\{x = 0; y = 0\}$$

P0

(a)  $y = 1$

(b)  $x = 1$

P1

(c)  $r1 = x$

(d)  $r2 = y$

Initial values

$\{x = 0; y = 0\}$

P0

P1

(a)  $y = 1$

(c)  $r1 = x$

(b)  $x = 1$

(d)  $r2 = y$

(c) reads " $x = 1$ " from (b).

(d) reads?

Initial values

$\{x = 0; y = 0\}$

P0

P1

(a)  $y = 1$

(c)  $r1 = x$


(b)  $x = 1$

(d)  $r2 = y$

(c) reads " $x = 1$ " from (b)

$\Rightarrow$

(d) reads " $y = 1$ " from (a)?




RISC-V lets writes appear *reordered* for *other cores*.<sup>5</sup>


(d) can read initial value, "y = 0"!

<sup>5</sup>All operations always appear in-order for the local core.




# Multicore HoBA





Reads reordered.



Verification of multicore RISC-V need all reorderings.  
Multicore HoBA provides this!

# Separation Kernel Example

P0

1. msg = 0


2. msg = 123

3. done = 1

P1

1. while (done  $\neq$  1) {}

2. return msg



# Separation Kernel Example

P0

P1


1. msg = 0

2. msg = 123

3. done = 1

1. while (done  $\neq$  1) {}

2. return msg



# Separation Kernel Example (fix)


P0

1. msg = 0
2. msg = 123
3. fence
4. done = 1

P1

1. while (done  $\neq$  1) {}
2. fence
3. return msg

# Research Plan



- Dec. 2022 – Complete proof-of-concept
- Jan./Feb. 2023 – Evaluation and publication of kernel with proof-of-concept

---

<sup>5</sup>Worst-case execution time

- Dec. 2022 – Complete proof-of-concept
- Jan./Feb. 2023 – Evaluation and publication of kernel with proof-of-concept
- Spring 2023
  - ▶ Publication of multicore HolBA
  - ▶ Workshop publication of OpenMZ (older kernel)
  - ▶ Measurements of WCET<sup>5</sup> and jitter of non-preemptive kernel parts
  - ▶ Implement secure interrupts, optimized scheduler, and 32-bit kernel version

---

<sup>5</sup>Worst-case execution time



- Dec. 2022 – Complete proof-of-concept
- Jan./Feb. 2023 – Evaluation and publication of kernel with proof-of-concept
- Spring 2023
  - ▶ Publication of multicore HolBA
  - ▶ Workshop publication of OpenMZ (older kernel)
  - ▶ Measurements of WCET<sup>5</sup> and jitter of non-preemptive kernel parts
  - ▶ Implement secure interrupts, optimized scheduler, and 32-bit kernel version
- Summer 2023
  - ▶ Model and proofs on some concurrent kernel code using multicore HolBA
  - ▶ Finish sequential high-level model of kernel

---

<sup>5</sup>Worst-case execution time

- Dec. 2022 – Complete proof-of-concept
- Jan./Feb. 2023 – Evaluation and publication of kernel with proof-of-concept
- Spring 2023
  - ▶ Publication of multicore HolBA
  - ▶ Workshop publication of OpenMZ (older kernel)
  - ▶ Measurements of WCET<sup>5</sup> and jitter of non-preemptive kernel parts
  - ▶ Implement secure interrupts, optimized scheduler, and 32-bit kernel version
- Summer 2023
  - ▶ Model and proofs on some concurrent kernel code using multicore HolBA
  - ▶ Finish sequential high-level model of kernel
- Autumn 2023 – Finish concurrent high-level model of kernel

---

<sup>5</sup>Worst-case execution time

Find out more



<https://kth-step.github.io/projects/separation-kernel/>